

Circuit Simulation Lab:21

Design of Counters

Introduction


The purpose of this experiment is to introduce the design of LFSR Counters.

An LFSR is a shift-register with some XOR gates

Software tools Requirement

Modelsim (Siemens)

Xilinx Vivado



LFSR Counter

Design the above behavior in Verilog HDL and write its testbench and capture the Waveforms (Assume all D Flip flop has initial value '1')

Use Behavior modeling or Structural Modeling